# How to get peak FLOPS (CPU) What I wish I knew when I was twenty about CPU —

Kenjiro Taura

# Contents

- Introduction
- An endeavor to nearly peak FLOPS
- Latency limit

#### Overcoming latency

- Superscalar processors
- A simple yet fairly fast single-core matrix multiply

# Contents

#### Introduction

- An endeavor to nearly peak FLOPS
- Latency limit
- Overcoming latency
- Superscalar processors
- A simple yet fairly fast single-core matrix multiply

# What you need to know to get a nearly peak FLOPS

- so you now know how to use multicores and SIMD instructions
- they are two key elements to get a nearly peak FLOPS
- the last key element: Instruction Level Parallelism (ILP) of superscalar processors

# Contents

- Introduction
- An endeavor to nearly peak FLOPS
- Latency limit
- Overcoming latency
- Superscalar processors
- A simple yet fairly fast single-core matrix multiply

### An endeavor to nearly peak FLOPS

measure how fast we can iterate the following loop (a similar experiment we did on GPU)  $\overline{C}$ 

```
1 floatv a, x, c;
2 for (i = 0; i < n; i++) {
\beta x = a * x + c;
4 }
```
• the code performs  $L \times n$  FMAs and almost nothing else ( $L =$ the number of lanes in a single SIMD variable)

## Assembly

 $\overline{C}$  .LBB3\_8: vfmadd213pd %zmm1, %zmm0, %zmm2 addq \$-8, %rax jne .LBB3\_8

- the loop is unrolled eight times
- why does it take *>* 3 cycles to do a single fmadd?



# Contents

- Introduction
- An endeavor to nearly peak FLOPS
- Latency limit
- Overcoming latency
- Superscalar processors
- A simple yet fairly fast single-core matrix multiply

## Latency and throughput

- our core (Ice Lake) can execute *two* fmadd *instructions every cycle*
- **•** but it does *not* mean the result of **vfmadd** at a line below is available in the next cycle for **vfmadd** at the next line



## Latency and throughput

- our core (Ice Lake) can execute *two* fmadd *instructions every cycle*
- but it does *not* mean the result of vfmadd at a line below is available in the next cycle for **vfmadd** at the next line



- *what you need to know:*
	- "two vfmadd instructions every cycle" refers to the *throughput*
	- e each instruction has a specific *latency* ( $\geq 1$  cycle)

# Latencies/throughput



## Valuable resources for detailed analyses

- $\bullet$  Software optimization resources by Agner
	- *The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers*
	- *Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs*
- $\bullet$  Intel Intrinsics Guide
- Intel Architecture Code Analyzer (later)

## Our code in light of latencies

- in our code, a vfmadd uses the result of the immediately preceding vfmadd
- there are *dependencies* between them
- *that was obvious from the source code too*



 $\overline{C}$ *1* for (i = 0; i < n; i++) { 2 x = a \* x + c; *3* }

Conclusion:

*the loop can't run faster than 4 cycles/iteration*



## CPU clocks vs. reference clocks

- CPU changes clock frequency depending on the load (DVFS)
- reference clock runs at the same frequency (it is always proportional to the absolute time)
- an instruction takes a specified number of *CPU clocks*, not reference clocks
- the CPU clock is more predictable and thus more convenient for a precise reasoning of the code



# Contents

- Introduction
- An endeavor to nearly peak FLOPS
- Latency limit

#### Overcoming latency

- Superscalar processors
- A simple yet fairly fast single-core matrix multiply

• increase parallelism (no other ways)!

- increase parallelism (no other ways)!
- you *can't* make a serial chain of dependent computation run faster than determined by latencies



- increase parallelism (no other ways)!
- you *can't* make a serial chain of dependent computation run faster than determined by latencies



you *can* only increase *throughput*, by running multiple *independent* chains



- increase parallelism (no other ways)!
- you *can't* make a serial chain of dependent computation run faster than determined by latencies



• you *can* only increase *throughput*, by running multiple *independent* chains



we expect the following to finish in the same number of cycles as the original one, despite it performs twice as many flops

$$
\begin{array}{c}\n1 \\
\hline\n\text{for } (i = 0; i < n; i++) \\
\hline\nx0 = a * x0 + c; \\
y = a * x1 + c; \\
y = a * x1 + c;\n\end{array}
$$

#### Increase the number of chains further ...

• we expect to reach peak FLOPS with  $\geq 2/(1/4) = 8$  chains  $(i.e., nv > 8)$ 





note: the above reasoning assumes a compiler's smartness • in particular,  $X[j] = a * X[j] + c$  is compiled into an FMA instruction on registers without load/store instructions (i.e., each of  $X[0]$ , ...,  $X[7]$  gets assigned a register) 16 / 41

### Results



a compile-time constant number of variables

# Contents

- Introduction
- An endeavor to nearly peak FLOPS
- Latency limit
- Overcoming latency
- Superscalar processors
- A simple yet fairly fast single-core matrix multiply

## Superscalar processors

• instruction decoding goes much ahead of actual executions

- instruction decoding goes much ahead of actual executions
- the actual execution of an instruction does not happen until, and happens as soon as, *its operands and execution resources are ready (out of order execution)*

- instruction decoding goes much ahead of actual executions
- the actual execution of an instruction does not happen until, and happens as soon as, *its operands and execution resources are ready (out of order execution)*
- *⇒* as a crude approximation, performance is constrained by

- instruction decoding goes much ahead of actual executions
- the actual execution of an instruction does not happen until, and happens as soon as, *its operands and execution resources are ready (out of order execution)*
- *⇒* as a crude approximation, performance is constrained by *latency:* imposed by *dependencies* between instructions

- instruction decoding goes much ahead of actual executions
- the actual execution of an instruction does not happen until, and happens as soon as, *its operands and execution resources are ready (out of order execution)*
- *⇒* as a crude approximation, performance is constrained by
	- *latency:* imposed by *dependencies* between instructions
	- *throughput:* imposed by execution resources of the processor (e.g., two fmadds/cycle)

# A general theory of workload performance on aggressive superscalar machines

- *dependency* constrains how fast a computation can proceed, even if there are infinite number of execution resources
- increase the number of independent computations and you increase *throughput*, until it hits the limit of execution resources



# A more general understanding about *throughput* limits

#### *what you need to know:*

*all instructions have their own throughput limits (just like FMA), due to execution resources*

instruction	Broadwell	Skylake SP	Ice Lake SP
fp add/mul/fmadd			
$_{\text{load}}$			
store			
typical integer ops			
.	$\cdots$	$\cdots$	.

some examples of recent Intel CPUs

- e.g., a loop containing 10 load instructions takes  $\geq 10/2 = 5$ cycless/iteration
- different but similar instructions may use the same execution resource so may be subject of the same limitation
- a more general reasoning *⇒ dispatch ports*

### Dispatch ports

- $\bullet\,$ each instruction (*µ*-operation) is dispatched to a specific execution unit through a *dispatch port*
- each port can take only a single operation per cycle
- $\bullet\,$  this determines the throughput of all instructions that go to that port
- *with destination ports of instructions, one can calculate the throughput lispatch ports* Chipwikia - Sunny cove architecture, CC BY-SA 4.0,<br> *limit of a given loop* https://commons.wikimedia.org/w/index.php?curid=122557706<br>
22 / 41



## LLVM Machine Code Analyzer (11vm-mca)

- a great tool to analyze the throughput (and latency to some extent) limit
- given a code sequence, it shows
	- latency and
	- dispatch port

of each instruction and, based on them calculates the number of cycles per iteration,

- under some simplifying assumptions
	- the given sequence repeats many times
	- no cache misses (!)
	- no dependencies through memory (load does not depend on earlier stores)
	- no branch misprediction
- *⇒* a great tool to analyze the innermost, straight sequence of instructions without branches (basic blocks)

#### How to use llvm-mca



run llvm-mca tool on the assembly code

✞ llvm-mca program.s

• it shows

- latency of each instruction
- dispatch port used by each instruction

and how many instructions use each of the dispatch ports (therefore the throughput limit of the loop)

• with --timeline option,

 $\overline{C}$ *1* llvm-mca --timeline program.s

it also shows when each instruction gets decoded, dispatched, and finished (particularly instructive)

# Example

#### • input (assembly)

```
\frac{1}{1} \sqrt{\frac{1}{1} LLVM-MCA-BEGIN
```
- .LBB3\_8:
- $3 \mid # \; \text{mm0} = (\text{mm1} * \text{mm0}) + \text{mm2}$
- vfmadd213sd %xmm2, %xmm1, %xmm0 vfmadd213sd %xmm2, %xmm1, %xmm0
- addq \$-8, %rax
- jne .LBB3\_8
- # LLVM-MCA-END

## Example

#### • output (dispatch port used by each instruction)



#### • output (timeline)



# Contents

- Introduction
- An endeavor to nearly peak FLOPS
- Latency limit
- Overcoming latency
- Superscalar processors
- A simple yet fairly fast single-core matrix multiply

# Developing near peak FLOPS matrix multiply

- let's develop a (single core) matrix multiply that runs at fairly good FLOPS on Ice Lake
- it is a great application of the concept you have just learned

$$
C = A * B + C
$$
\n
$$
M \begin{array}{|c|c|c|c|c|} \hline\nN & K & N \\
\hline\nC & + & A & * & B & K \\
\hline\n\end{array}
$$

## Developing near peak FLOPS matrix multiply

- let's develop a (single core) matrix multiply that runs at fairly good FLOPS on Ice Lake
- it is a great application of the concept you have just learned

$$
C = A * B + C
$$



- we add assumptions that *M*, *N*, and *K* are multiple of certain numbers along the way, (don't worry about "remainder" rows/columns)
- we assume matrix sizes are conveniently small (don't worry about memory access cost, which is actually a significant factor to design matrix multiply for larger matrices)
- multiplication of larger (and unknown size) matrices can be built on top of this

#### Step 1: Baseline code



it runs at *≈* 2.8 clocks / innermost loop

- latency limit : latency of FMA
	- the reason why it's slightly *smaller* than 4 is there are some overlaps between different elements of *C*
	- if you set  $M = N = 1$  and *K* large, it's almost exactly 4
- throughput limit : not important
- achieved performance : 1000046592 fmas / 2844287815 cycles *≈* 0.4 fmas/cycle

### Step 2: Vectorization



 $\bullet$  assumption: *N* is a multiple of SIMD lanes (*L*)

it still runs at *≈* 2.8 clocks / innermost iteration

## Step 2: Vectorization



 $\bullet$  assumption: *N* is a multiple of SIMD lanes (*L*)

it still runs at *≈* 2.8 clocks / innermost iteration

- the speed is still limited by latency
- the only difference is that each iteration now performs 16 fmas (as opposed to an fma)
- achieved throughput :

1000046592 fmas*/*180175475 cycles *≈* 5*.*5 fmas/cycle

## Step 3: increase parallelism!



Ice Lake requires *bM ≥* 8 to reach peak FLOPS

## Step 3: increase parallelism!



Ice Lake requires *bM ≥* 8 to reach peak FLOPS

## Step 3: analysis



• the for loop at line 4 performs

- *bM* loads (broadcasts) for  $A(i+di, k)$
- $1$  load for  $B(k, j : j+L)$
- *bM* FMAs
- the load/broadcast throughput  $= 2$  per cycle
- to achieve 2 FMAs/cycle, we must have

the number of broadcast *≤* the number of FMAs

### Step 4: Reuse an element of *A*



## Step 4: Analysis

• the for loop at line 4 performs

- *bM'* loads (broadcast) for  $A(i+di, k)$
- $bN$  loads for  $B(k, j : j+L)$
- *bM' × bN* SIMD FMAs
- the minimum requirement for it to achieve the peak FLOPS is  $bM' \times bN > 8$
- in the experiments, when we set  $bM' = 8$  and  $bN = 2$ , it gets 25 fmas/cycle ( $\approx 80\%$  of the peak)
- we need to note that this happens only when the matrix is small  $(M = 8, N = 32, K = 192)$  and we repeat it many times
- the issue for large matrices will be the next topic

# Takeaways (1)

- peak FLOPS of many recent Intel CPUs = "execute two fmadds every cycle" *(no other combinations)*
	- other processors have different limits, but the basics is the same
	- cf. NVIDIA GPUs  $=$  "execute two warps (each doing fmadd) every cycle"
- single-core performance is not about reducing the number of instructions
- it's about how to increase parallelism
	- CPU : SIMD *×* ILP
	- GPU : threads, threads, threads, . . .
	- but the internal machinery is similar (warp *≈* SIMD, ILP *∼* warps in an SM)
	- how they expose parallelism to the programmer is different

# Takeaways (2)

dependent instructions incur latencies and hinder parallelism