Analyzing Data Access of Algorithms and How to Make Them Cache-Friendly?

Kenjiro Taura

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology
- 3 Applying the methodology to matrix multiply
 - Tools to measure cache/memory traffic
 - perf command
 - PAPI library

Matching the model and measurements

6 Analyzing merge sort

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

- 1 Tools to measure cache/memory traffic
 - perf command
 - PAPI library

5 Matching the model and measurements

6 Analyzing merge sort

• we've learned data access is an important factor that determines performance of your program

- we've learned data access is an important factor that determines performance of your program
- it is thus clearly important to analyze how "good" your algorithm is, in terms of data access performance

- we've learned data access is an important factor that determines performance of your program
- it is thus clearly important to analyze how "good" your algorithm is, in terms of data access performance
- we routinely analyze computational complexity of algorithms to predict or explain algorithm performance, but it ignores the differing costs of accessing memory hierarchy (all memory accesses are O(1))

- we've learned data access is an important factor that determines performance of your program
- it is thus clearly important to analyze how "good" your algorithm is, in terms of data access performance
- we routinely analyze computational complexity of algorithms to predict or explain algorithm performance, but it ignores the differing costs of accessing memory hierarchy (all memory accesses are O(1))
- we like to do *something analogous for data access*

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

1 Tools to measure cache/memory traffic

- perf command
- PAPI library

5 Matching the model and measurements

6 Analyzing merge sort

Introduction

2 Analyzing data access complexity of serial programs• Overview

- Model of a machine
- An analysis methodology


3 Applying the methodology to matrix multiply

- 1 Tools to measure cache/memory traffic
 - perf command
 - PAPI library


5 Matching the model and measurements

6 Analyzing merge sort


• we like to analyze data access cost of serial programs (on pencils and papers)




- we like to analyze data access cost of serial programs (on pencils and papers)
- for this purpose, we calculate the amount of *data transferred between levels of memory hierarchy*



- we like to analyze data access cost of serial programs (on pencils and papers)
- for this purpose, we calculate the amount of *data transferred between levels of memory hierarchy*
- in practical terms, this is a proxy of *cache misses*



- we like to analyze data access cost of serial programs (on pencils and papers)
- for this purpose, we calculate the amount of *data transferred between levels of memory hierarchy*
- in practical terms, this is a proxy of *cache misses*
- the analysis assumes a simple two level memory hierarchy




Introduction

2 Analyzing data access complexity of serial programs• Overview

- Model of a machine
- An analysis methodology
- 3 Applying the methodology to matrix multiply
- 1 Tools to measure cache/memory traffic
 - perf command
 - PAPI library
- 5 Matching the model and measurements
- 6 Analyzing merge sort

Model (of a single processor machine)

- a machine consists of
 - a processor,
 - a fixed size cache (C words), and
 - an arbitrarily large main memory
 - accessing a word not in the cache mandates transferring the word into the cache




For now, we assume a single processor machine.

Model (of a single processor machine)

- a machine consists of
 - a processor,
 - a fixed size cache (C words), and
 - an arbitrarily large main memory
 - accessing a word not in the cache mandates transferring the word into the cache
- the cache holds the most recently accessed C words; \approx
 - line size = single word (whatever is convenient)
 - fully associative
 - LRU replacement


For now, we assume a single processor machine.



Gaps between our model and real machines

• hierarchical caches:


 \Rightarrow each level can be easily modeled separately, with caches of various sizes



Gaps between our model and real machines

• hierarchical caches:

 \Rightarrow each level can be easily modeled separately, with caches of various sizes




• concurrent accesses:

- the model only counts the amount of data transferred
- in practice the cost heavily depends on how many concurrent accesses you have
- this model cannot capture the difference between link list traversal and random array access

Gaps between our model and real machines

• hierarchical caches:

 \Rightarrow each level can be easily modeled separately, with caches of various sizes



• concurrent accesses:

- the model only counts the amount of data transferred
- in practice the cost heavily depends on how many concurrent accesses you have
- this model cannot capture the difference between link list traversal and random array access

• prefetch.

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

1 Tools to measure cache/memory traffic

- perf command
- PAPI library

5 Matching the model and measurements

6 Analyzing merge sort


• an *execution* of a program is the sequence of instructions

execution

• an *execution* of a program is the sequence of instructions

instructions execution

- an *execution* of a program is the sequence of instructions
- an *interval* in an execution is a consecutive sequence of instructions in the execution



- \bullet an execution of a program is the sequence of instructions
- an *interval* in an execution is a consecutive sequence of instructions in the execution
- the *working set* of an interval is the number of *distinct words* accessed by the interval instructions execution working set

A basic methodology

to calculate the amount of data transferred in an execution,

split an execution into intervals each of which fits in the cache; i.e.,

working set size of an interval $\leq C$ (cache size) (*)



A basic methodology

to calculate the amount of data transferred in an execution,

split an execution into intervals each of which fits in the cache; i.e.,

working set size of an interval $\leq C$ (cache size) (*)

O then, each interval transfers at most C words, because each word misses at most only once in the interval



A basic methodology

to calculate the amount of data transferred in an execution,

split an execution into intervals each of which fits in the cache; i.e.,

working set size of an interval $\leq C$ (cache size) (*)

2 then, each interval transfers at most C words, because each word misses at most only once in the interval
3 therefore,





• the condition (*) is important to bound data transfers from above

working set size of an interval $\leq C$ (cache size) (*)

• the condition (*) is important to bound data transfers from above

working set size of an interval $\leq C$ (cache size) (*)

- each word in an interval misses at most only once, because
 - the cache is LRU, and
 - the condition (*) guarantees that each word is never evicted within the interval

• the condition (*) is important to bound data transfers from above

working set size of an interval $\leq C$ (cache size) (*)

• each word in an interval misses at most only once, because

- the cache is LRU, and
- the condition (*) guarantees that each word is never evicted within the interval
- in practical terms, an essential step to analyze data transfer is to *identify the largest intervals that fits in the cache*

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

- Tools to measure cache/memory traffic
 - perf command
 - PAPI library

5 Matching the model and measurements


6 Analyzing merge sort

Applying the methodology

- we will apply the methodology to some of the algorithms we have studied so far
- the key is to find subproblems (intervals) that fit in the cache


Analyzing the triply nested loop

• key question: which iteration fits the cache?




Working sets

level	working set size
I loop	$3n^2$
J loop	$2n + n^2$
K loop	1+2n
K iteration	3




Cases to consider




Cases to consider

• Case 1: the three matrices all fit in the cache $(3n^2 \le C)$




Cases to consider

- Case 1: the three matrices all fit in the cache $(3n^2 \le C)$
- Case 2: a single *i* iteration
 (≈ a matrix) fits in the
 cache (2n + n² ≤ C)




Cases to consider

- Case 1: the three matrices all fit in the cache $(3n^2 \le C)$
- Case 2: a single *i* iteration
 (≈ a matrix) fits in the
 cache (2n + n² ≤ C)
- Case 3: a single j iteration
 (≈ two vectors) fits in the
 cache (1 + 2n ≤ C)



Cases to consider

- Case 1: the three matrices all fit in the cache $(3n^2 \le C)$
- Case 2: a single *i* iteration (\approx a matrix) fits in the cache $(2n + n^2 \le C)$
- Case 3: a single j iteration
 (≈ two vectors) fits in the
 cache (1 + 2n ≤ C)
- Case 4: none of the above (1+2n > C)



• trivially, each element misses the cache only once. thus,

$$R(n) \le 3n^2 = \frac{3}{n} \cdot n^3$$




interpretation: each element of A, B, and C are reused n times

Case 2 $(2n + n^2 \leq C)$

• the maximum number of *i*-iterations that fit in the cache is:

$$a \approx \frac{C - n^2}{2n}$$

• each such set of iterations transfer $\leq C$ words, so



$$R(n) \le \frac{n}{a}C = \frac{n}{a}(n^2 + 2an) = \left(\frac{1}{a} + \frac{2}{n}\right)n^3$$

interpretation: each element of B is reused a times in the cache; each element in A or C many $(\propto n)$ times

A Remark

- for a particular access pattern of the matrix multiplication, a better bound can be obtained
- as we know all elements of *B* are accessed in each *i*-iteration, they all stay in the cache

SO


$$R(n) \le 1 \cdot n^2 + \frac{n}{a}(2an) = \frac{3}{n} \cdot n^3$$

Case 3 $(1+2n \leq C)$

• the maximum number of *j*-iterations that fit in the cache is:

$$b \approx \frac{C-n}{n+1}$$

• each such set of iterations transfer $\leq C$ words, so



$$R(n) \le \frac{n^2}{b}C = \frac{n^2}{b}(n+b(n+1)) = \left(\frac{1}{b}+1+\frac{1}{n}\right)n^3$$

interpretation: each element in B is never reused; each element in A b times; each clement in C many $(\propto n)$ times

Case 4 (1 + 2n > C)

• the maximum number of *k*-iterations that fit in the cache is:

$$c \approx \frac{C-1}{2}$$

• each such set of iterations transfer $\leq C$ words, so

$$R(n) \le \frac{n^3}{c}C = \left(2 + \frac{1}{c}\right)n^3$$

interpretation: each element of B or A never reused; each element of C reused c times



• summarize $R(n)/n^3$, the number of misses per multiply-add $(0 \sim 3)$

condition	$R(n)/n^3$	range
$3n^2 \le C$	$\frac{3}{n}$	~ 0
$2n+n^2 \le C$	$\frac{1}{a} + \frac{2}{n}$	$0 \sim 1$
$1 + 2n \le C$	$\frac{1}{b} + 1 + \frac{1}{n}$	$1 \sim 2$
1 + 2n > C	$2 + \frac{1}{c}$	$2\sim 3$

• in general, the traffic increases when the same amount of computation has a large working set

- in general, the traffic increases when the same amount of computation has a large working set
- to reduce the traffic, you arrange the computation (order subcomputations) so that you do a lot of computation on the same amount of data

- in general, the traffic increases when the same amount of computation has a large working set
- to reduce the traffic, you arrange the computation (order subcomputations) so that you do a lot of computation on the same amount of data
- the notion is so important that it is variously called
 - compute/data ratio,
 - flops/byte,
 - compute intensity, or
 - arithmetic intensity

- in general, the traffic increases when the same amount of computation has a large working set
- to reduce the traffic, you arrange the computation (order subcomputations) so that you do a lot of computation on the same amount of data
- the notion is so important that it is variously called
 - compute/data ratio,
 - flops/byte,
 - compute intensity, or
 - arithmetic intensity
- the key is to identify the unit of computation (task) whose compute intensity is high (compute-intensive task)

The straightforward loop in light of compute intensity

level	flops	working set size	ratio
I loop	$2n^3$	$3n^2$	2/3n
J loop	$2n^{2}$	$2n + n^2$	~ 2
K loop	2n	1 + 2n	~ 1
K iteration	2	3	2/3

- the outermost loop has an O(n) compute intensity
- yet each iteration of which has only an O(1) compute intensity

- for matrix multiplication, let l be the maximum number that satisfies $3l^2 \leq C$ (i.e., $l \approx \sqrt{C/3}$) and form a subcomputation that performs a $(l \times l)$ matrix multiplication
- ignoring remainder iterations, it looks like:

```
1 = \sqrt{C/3};
for (ii = 0; ii < n; ii += 1)
for (jj = 0; jj < n; jj += 1)
for (kk = 0; kk < n; kk += 1)
    /* working set fits in the cache below */
    for (i = ii; i < ii + 1; i++)
    for (j = jj; j < jj + 1; j++)
    for (k = kk; k < kk + 1; k++)
        A(i,j) += B(i,k) * C(k,j);
```



- each subcomputation:
 - performs $2l^3$ flops and
 - touches $3l^2$ distinct words

- each subcomputation:
 - performs $2l^3$ flops and
 - touches $3l^2$ distinct words
- it thus has the compute intensity:

$$\frac{2l^3}{3l^2} = \frac{2}{3}l \approx \frac{2}{3}\sqrt{\frac{C}{3}}$$

- each subcomputation:
 - performs $2l^3$ flops and
 - touches $3l^2$ distinct words
- it thus has the compute intensity:

6

$$\frac{2l^3}{3l^2} = \frac{2}{3}l \approx \frac{2}{3}\sqrt{\frac{C}{3}}$$

• or, the traffic is

$$C \cdot \left(\frac{n}{l}\right)^3 = \frac{3\sqrt{3}}{\sqrt{C}}n^3$$

Effect of cache blocking


condition	$R(n)/n^3$	range
$3n^2 \le C$	$\frac{3}{n}$	~ 0
$2n+n^2 \le C$	$\frac{1}{a} + \frac{2}{n}$	$0 \sim 1$
$1 + 2n \le C$	$\frac{1}{b} + 1 + \frac{1}{n}$	$1 \sim 2$
1 + 2n > C	$2 + \frac{1}{c}$	$2\sim 3$
blocking	$\frac{3\sqrt{3}}{\sqrt{C}}$	below

• assume a word = 4 bytes (float)

bytes	C	l	$R(n)/n^3$
32K	8K	52	0.72
256K	64K	147	0.43
3MB	$768 \mathrm{K}$	886	0.0059

- the tiling technique just mentioned targets a cache of a particular size (= level)
- need to do this at all levels (12 deep nested loop)?
- we also (for the sake of simplicity) assumed all matrices are square
- for generality, portability, simplicity, recursive blocking may apply

Recursively blocked matrix multiply



$$\begin{array}{c} 1 \\ gemm(A, B, C) \\ if \\ ((M, N, K) = (1, 1, 1)) \\ 3 \\ c_{11} += a_{11} * b_{11}; \\ 4 \\ 5 \\ gemm(A_1, B, C_1); \\ gemm(A_2, B, C_2); \\ 7 \\ 8 \\ gemm(A, B_1, C_1); \\ gemm(A, B_1, C_1); \\ gemm(A, B_1, C_2); \\ 0 \\ 1 \\ gemm(A_1, B_1, C); \\ gemm(A_1, B_1, C); \\ gemm(A_2, B_2, C); \\ 3 \\ 4 \\ \end{array} \right\}$$

- it divides flops into two
- $\bullet\,$ it divides two of the three matrices, along the longest axis $_{_{32/80}}$

- a single word = a single floating point number
- cache size = C words

- a single word = a single floating point number
- cache size = C words
- let R(M, N, K) be the number of words transferred between cache and memory when multiplying $M \times K$ and $K \times N$ matrices (the cache is initially empty)

- a single word = a single floating point number
- cache size = C words
- let R(M, N, K) be the number of words transferred between cache and memory when multiplying $M \times K$ and $K \times N$ matrices (the cache is initially empty)
- let R(w) be the maximum number of words transferred for any matrix multiply of up to w words in total:

$$R(w) \equiv \max_{MK+KN+MN \le w} R(M, N, K)$$

we want to bound R(w) from the above

- a single word = a single floating point number
- cache size = C words
- let R(M, N, K) be the number of words transferred between cache and memory when multiplying $M \times K$ and $K \times N$ matrices (the cache is initially empty)
- let R(w) be the maximum number of words transferred for any matrix multiply of up to w words in total:

$$R(w) \equiv \max_{MK+KN+MN \le w} R(M, N, K)$$

we want to bound R(w) from the above

• to avoid making analysis tedious, assume all matrices are "nearly square"

$$\max(M, N, K) \le 2\min(M, N, K)$$


The largest subproblem that fits in the cache


- the working set of gemm(A,B,C) is (MK + KN + MN) (words)
- it fits in the cache if this is $\leq C$
- thus we have:

 $\therefore R(w) \le C \quad (w \le C)$

 when MK + KN + MN > C, the interval doing gemm(A,B,C) is two subintervals, each of which does gemm for slightly smaller matrices









 $C_1 = C$

- when MK + KN + MN > C, the interval doing gemm(A,B,C) is two subintervals, each of which does gemm for slightly smaller matrices
- in the "nearly square" assumption, the working set becomes $\leq 1/4$ C_2 when we divide 3 times









- when MK + KN + MN > C, the interval doing gemm(A,B,C) is two subintervals, each of which does gemm for slightly smaller matrices
- in the "nearly square" assumption, the working set becomes $\leq 1/4$ C_2 when we divide 3 times
- to make math simpler, we take it that the working set becomes $\leq \frac{1}{\sqrt[3]{4}} (= 2^{-2/3})$ of the original size on each recursion. i.e.,









- when MK + KN + MN > C, the interval doing gemm(A,B,C) is two subintervals, each of which does gemm for slightly smaller matrices
- in the "nearly square" assumption, the working set becomes $\leq 1/4$ C_2 when we divide 3 times
- to make math simpler, we take it that the working set becomes $\leq \frac{1}{\sqrt[3]{4}} (= 2^{-2/3})$ of the original size on each recursion. i.e.,
 - $\therefore R(w) \le 2R(w/\sqrt[3]{4}) \quad (w > C)$








• we have:

$$R(w) \leq \begin{cases} w & (w \leq C) \\ 2R(w/\sqrt[3]{4}) & (w > C) \end{cases}$$

- when w > C, it takes up to $d \approx \log_{\sqrt[3]{4}}(w/C)$ recursion steps until the working set becomes $\leq C$
- the whole computation is essentially 2^d consecutive intervals, each transferring $\leq C$ words

Illustration

. . .



Result

• we have:

$$R(w) \le \frac{1}{\sqrt{C}} w^{3/2}$$

• for square $(n \times n)$ matrices $(w = 3n^2)$,

$$\therefore R(n) = R(3n^2) = \frac{3\sqrt{3}}{\sqrt{C}}n^3$$

• the same as the blocking we have seen before (not surprising), but we achieved this for all cache levels

A practical remark

• in practice we stop recursion when the matrices become "small enough"

gemm(A, B, C) { if (A, B, C together fit in the cache)2 for $(i, j, k) \in [0..M] \times [0..N] \times [0..K]$ 3 $c_{ii} + a_{ik} * b_{ki};$ 4 } else if $(\max(M, N, K) = M)$ { 5 $\operatorname{gemm}(A_1, B, C_1);$ 6 $\operatorname{gemm}(A_2, B, C_2);$ γ } else if $(\max(M, N, K) = N)$ { 8 $gemm(A, B_1, C_1);$ 9 $gemm(A, B_1, C_2);$ 10 } else { $/* \max(M, N, K) = K */$ 11 $gemm(A_1, B_1, C);$ 12 $\operatorname{gemm}(A_2, B_2, C);$ 13 14 15

A practical remark

- in practice we stop recursion when the matrices become "small enough"
- but how small is small enough?

gemm(A, B, C) { if (A, B, C together fit in the cache)2 for $(i, j, k) \in [0..M] \times [0..N] \times [0..K]$ 3 $c_{ii} + a_{ik} * b_{ki};$ 4 } else if (max(M, N, K) = M) { 5 $\operatorname{gemm}(A_1, B, C_1);$ 6 $\operatorname{gemm}(A_2, B, C_2);$ γ } else if $(\max(M, N, K) = N)$ { 8 $gemm(A, B_1, C_1);$ 9 $gemm(A, B_1, C_2);$ 10 } else { $/* \max(M, N, K) = K */$ 11 $gemm(A_1, B_1, C);$ 12 13 $\operatorname{gemm}(A_2, B_2, C);$ 14 15

A practical remark

• in practice we stop recursion when the matrices become "small enough"

2

3

4

5

6

 γ

8

9

10

11

12 13

14

15

- but how small is small enough?
- when the threshold \leq level x cache, the analysis holds for all levels x and lower

gemm(A, B, C) { if (A, B, C together fit in the cache)for $(i, j, k) \in [0..M] \times [0..N] \times [0..K]$ $c_{ii} + a_{ik} * b_{ki};$ } else if (max(M, N, K) = M) { $\operatorname{gemm}(A_1, B, C_1);$ $\operatorname{gemm}(A_2, B, C_2);$ } else if $(\max(M, N, K) = N)$ { $gemm(A, B_1, C_1);$ $gemm(A, B_1, C_2);$ } else { $/* \max(M, N, K) = K */$ $gemm(A_1, B_1, C);$ $\operatorname{gemm}(A_2, B_2, C);$

A practical remark

- in practice we stop recursion when the matrices become "small enough"
- but how small is small enough?
- when the threshold <level x cache, the analysis holds for all levels x and lower

```
gemm(A, B, C) {
        if (A, B, C \text{ together fit in the cache})
 2
          for (i, j, k) \in [0..M] \times [0..N] \times [0..K]
 3
            c_{ii} + a_{ik} * b_{ki};
        } else if (max(M, N, K) = M) {
 5
          \operatorname{gemm}(A_1, B, C_1);
 6
          \operatorname{gemm}(A_2, B, C_2);
 \gamma
        } else if (\max(M, N, K) = N) {
 8
          gemm(A, B_1, C_1);
 9
          gemm(A, B_1, C_2);
10
        } else { /* \max(M, N, K) = K */
11
          gemm(A_1, B_1, C);
12
13
          \operatorname{gemm}(A_2, B_2, C);
14
15
```

• on the other hand, we like to make it large, to reduce control overhead

4

Contents

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

Tools to measure cache/memory traffic

- perf command
- PAPI library

5 Matching the model and measurements

6 Analyzing merge sort

Tools to measure cache/memory traffic

- analyzing data access performance is harder than analyzing computational efficiency (ignoring caches)
 - the code reflects how much computation you do
 - you can experimentally confirm your understanding by counting cycles (or wall-clock time)
- caches are complex and subtle
 - the same data access expression (e.g., a[i]) may or may not count as the traffic
 - gaps are larger between our model and the real machines (associativity, prefetches, local variables and stacks we often ignore, etc.)
- we like to have a tool to measure what happened on the machine → performance counters

- recent CPUs equip with *performance counters*, which count the number of times various events happen in the processor
- OS exposes it to users (e.g., Linux perf_event_open system call)
- there are tools to access them more conveniently
 - command: Linux perf (man perf)
 - library: PAPI http://icl.cs.utk.edu/papi/
 - GUI: hpctoolkit http://hpctoolkit.org/, VTunes, ...

Contents

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

Tools to measure cache/memory traffic

- perf command
- PAPI library

5 Matching the model and measurements

6 Analyzing merge sort

perf command

- perf command is particularly easy to use
- perf stat command line

will show you cycles, instructions, and some other info

- to access performance counters of your interest (e.g., cache misses), specify them with -e
- 1 perf stat -e counter -e counter ... command line
- to know the list of available counters

```
1 perf list
```

perf command

Table 19-1. Architectural Performance Events						
Event Num.	Event Mask Mnemonic	Umask Value	Description	Comment		
3CH	UnHalted Core Cycles	00H	Unhalted core cycles			
3CH	UnHalted Reference Cycles	01H	Unhalted reference cycles	Measures bus cycle ¹		
rou	Instruction Dationd	000	Instruction rotirod	1		

- many interesting counters are not listed by perf list
- we often need to resort to "raw" events (defined on each CPU model)
- consult intel document ¹
- if the table says Event Num = 2EH, Umask Value = 41H, then you can access it via perf by -e r412e (umask; event num)

¹Intel 64 and IA-32 Architectures Developer's Manual: Volume 3B: System Programming Guide, Part 2. Chapter 19 "Performance Monitoring Events" http://www.intel.com/content/www/us/en/architecture-and-technology/ 64-ia-32-architectures-software-developer-vol-3b-part-2-manual.html

Contents

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

Tools to measure cache/memory traffic

- perf command
- PAPI library

5 Matching the model and measurements

6 Analyzing merge sort

PAPI library

- library for accessing performance counters
- http://icl.cs.utk.edu/papi/index.html
- basic concepts
 - create an empty "event set"
 - add events of interest to the event set
 - start counting
 - do whatever you want to measure
 - stop counting
- visit http://icl.cs.utk.edu/papi/docs/index.html and see "Low Level Functions"

PAPI minimum example (single thread)

• A minimum example with a single thread and no error checks

```
#include <papi.h>
 1
    int main() {
 2
3
 4
 5
 6
 7
 8
       { do_whatever(); }
 9
10
11
      return 0;
12
    }
13
```

PAPI minimum example (single thread)

• A minimum example with a single thread and no error checks

```
#include <papi.h>
1
    int main() {
2
      PAPI_library_init(PAPI_VER_CURRENT);
3
      int es = PAPI_NULL;
4
      PAPI_create_eventset(&es):
5
      PAPI_add_named_event(es, "ix86arch::LLC_MISSES");
6
      PAPI_start(es):
7
      long long values[1];
8
      { do_whatever(); }
9
      PAPI_stop(es, values);
10
      printf("%lld\n", values[0]);
11
      return 0;
12
    }
13
```

Compiling and running PAPI programs

- compile and run
- 1 \$ gcc ex.c -lpapi 2 \$./a.out 3 33
- papi_avail and papi_native_avail list available event names (to pass to PAPI_add_named_event)
 - perf_raw::rnnnn for raw counters (same as perf command)

Error checks

1

- be prepared to handle errors (never assume you know what works)!
- many routines return PAPI_OK on success and a return code on error, which can then be passed to **PAPI_strerror**(*return_code*) to convert it into an error message
- encapsulate such function calls with this

```
void check_(int ret, const char * fun) {
2
     if (ret != PAPI_OK) {
       fprintf(stderr, "%s failed (%s)\n", fun, PAPI_strerror(ret));
3
       exit(1):
4
5
   }
6
7
   #define check(call) check_(call, #call)
8
```

A complete example with error checks

```
#include <stdio h>
 1
 2
     #include <stdlib h>
 3
     #include <papi.h>
4
 5
     void check (int ret, const char * fun) {
6
       if (ret != PAPI_OK) {
 7
         fprintf(stderr, "%s failed (%s)\n", fun, PAPI_strerror(ret));
 8
         exit(1):
9
       3
10
     3
11
     #define check(f) check (f, #f)
12
13
     int main() {
14
       int ver = PAPI_library_init(PAPI_VER_CURRENT);
15
       if (ver != PAPI VER CURRENT) {
16
         fprintf(stderr, "PAPI_library_init(%d) failed (returned %d)\n",
17
                 PAPI_VER_CURRENT, ver);
18
         exit(1):
       3
19
20
       int es = PAPI_NULL;
       check(PAPI create eventset(&es));
21
22
       check(PAPI add named event(es, "ix86arch::LLC MISSES"));
23
       check(PAPI start(es)):
24
       { do_whatever(); }
25
       long long values[1];
26
       check(PAPI_stop(es, values));
27
       printf("%lld\n", values[0]);
28
       return 0:
29
```

- must call PAPI_thread_init(*id_fun*) in addition to PAPI_library_init(PAPI_VER_CURRENT)
 - *id_fun* is a function that returns identity of a thread (e.g., pthread_self, omp_get_thread_num)
- each thread must call PAPI_register_thread
- event set is private to a thread (each thread must call PAPI_create_eventset(), PAPI_start(), PAPI_stop())

Multithreaded example

```
#include <stdio.h>
1
    #include <stdlib.h>
2
3
   #include <omp.h>
   #include <papi.h>
4
    /* check_ and check omitted (same as single thread) */
5
    int main() {
6
      /* error check for PAPI_library_init omitted (same as single thread) */
7
      PAPI_library_init(PAPI_VER_CURRENT);
8
      check(PAPI_thread_init((unsigned long(*)()) omp_get_thread_num));
9
    #pragma omp parallel
10
11
        check(PAPI_register_thread()); /* each thread must do this */
12
        int es = PAPI NULL:
13
        check(PAPI_create_eventset(&es)); /* each thread must create its own set */
14
        check(PAPI_add_named_event(es, "ix86arch::LLC_MISSES"));
15
16
        check(PAPI start(es)):
        { do_whatever(); }
17
18
        long long values[1];
        check(PAPI_stop(es, values));
19
        printf("thread %d: %lld\n", omp_get_thread_num(), values[0]);
20
      r
21
      return 0;
22
23
```

Several ways to obtain counter values

- PAPI_stop(es, values): get current values and stop counting
- PAPI_read(*es*, *values*): get current values and continue counting
- PAPI_accum(*es*, *values*): accumulate current values, reset counters, and continue counting

- papi_avail, papi_native_avail: list event counter names
- papi_mem_info: report information about caches and TLB (size, line size, associativity, etc.)

Contents

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

Tools to measure cache/memory traffic

- perf command
- PAPI library

5 Matching the model and measurements

6 Analyzing merge sort

Matching the model and measurements (measurements)

- warnings:
 - counters are highly CPU model-specific
 - do not expect portability too much; always check perf list, perf_native_avail, and the Intel manual
 - some counters or combination thereof cannot be monitored even if listed in perf_native_avail (you fail to add it to event set; never forget to check return code)
 - virtualized environments have none or limited support of performance counters; *Amazon EC2 environment shows no counters available* (; ;) (I don't know if there is a workaround)
- the following experiments were conducted on my Haswell (Core i7-4500U) laptop
 - L1 : 32KB, L2 : 256KB, L3 : 4MB

Matching the model and measurements (measurements)

- relevant counters
 - L1D:REPLACEMENT
 - L2_TRANS:L2_FILL
 - MEM_LOAD_UOPS_RETIRED:L3_MISS
- cache miss counts do not include line transfers hit thanks to prefetches
- L1D:REPLACEMENT and L2_TRANS:L2_FILL seem closer to what we want to match our model against
- I could not find good counters for L3 caches, so measure ix86arch::LLC_MISSES

Matching the model and measurements

- counters give the number of *cache lines* transferred
- a line is 64 bytes and a word is 4 bytes, so we assume: words transferred $\approx 16 \times$ cache lines transferred
- recall we have:

$$R(w) \le \frac{1}{\sqrt{C}} w^{3/2}$$

and R(w) is the number of words transferred
so we calculate:

the number of cache lines transferred

$$w^{3/2}$$

(and expect it to be close to
$$\frac{1}{\sqrt{C}}$$
 for $w > C$)

level	C	$\frac{1}{\sqrt{C}}$
L1	8K	$0.011048\cdots$
L2	64K	$0.003906\cdots$
L3	1M	$0.000976\cdots$

L1 (recursive blocking)

out/tex/data/mm/mm_blocking_l1rep_10000

• they are not constant as we expected


- it spikes when M = a large power of two (128|M, to be more specific)
- analyzing why it's happening is a good exercise for you
- whatever it is, I told you avoid it!
- let's remove M's that are multiple of 128

L1 (remove multiples of 128)

M	value
1808	0.0187
1856	0.0178
1872	0.0177
1936	0.0170
1984	0.0159
2000	0.0167

1

7 1



 $out/tex/data/mm/mm_blocking_l1rep_128$

L1 (compare w/ and w/o recursive blocking)

$out/tex/data/mm/mm_compare_l1rep_128$

L1 (remove multiples of 64)

$out/tex/data/mm/mm_compare_l1rep_64$

L1 (remove multiples of 32)


$out/tex/data/mm/mm_compare_l1rep_32$

$out/tex/data/mm/mm_blocking_l2fill_10000$

L2 (remove multiples of 128)

$out/tex/data/mm/mm_blocking_l2fill_128$

M	value
1808	0.00499
1856	0.00481
1872	0.00511
1936	0.00470
1984	0.00476
2000	0.00505



L2 (compare w/ and w/o recursive blocking)

$out/tex/data/mm/mm_compare_l2fill_128$

L2 (no multiples of 64)

$out/tex/data/mm/mm_compare_12fill_64$

L2 (no multiples of 32)

$out/tex/data/mm/mm_compare_l2fill_32$

Contents

Introduction

2 Analyzing data access complexity of serial programs

- Overview
- Model of a machine
- An analysis methodology

3 Applying the methodology to matrix multiply

• Tools to measure cache/memory traffic

- perf command
- PAPI library

5 Matching the model and measurements

6 Analyzing merge sort

Review: (serial) merge sort

1

```
/* sort a...a_end and put the result into
 1
       (i) a (if dest = 0)
 2
       (ii) t (if dest = 1) */
 3
    void ms(elem * a, elem * a_end,
 4
 5
            elem * t, int dest) {
      long n = a_end - a;
6
 7
      if (n == 1) {
        if (dest) t[0] = a[0]:
8
      } else {
 9
        /* split the array into two */
10
11
        long nh = n / 2:
        elem * c = a + nh:
12
        /* sort 1st half */
13
                              1 - dest);
        ms(a. c. t.
14
        /* sort 2nd half */
15
        ms(c, a_end, t + nh, 1 - dest);
16
        elem * s = (dest ? a : t):
17
        elem * d = (dest ? t : a);
18
        /* merge them */
19
        merge(s, s + nh,
20
             s + nh, s + n, d);
21
22
23
```

```
/* merge a_beg ... a_end
         and b_beg ... b_end
\mathcal{D}
        into c */
3
   void
4
   merge(elem * a, elem * a_end,
5
          elem * b, elem * b_end,
6
          elem * c) {
7
      elem * p = a, * q = b, * r = c;
8
      while (p < a_end \&\& q < b_end) {
9
        if (*p < *q) { *r++ = *p++; }
10
        else { *r++ = *q++; }
11
      }
\mathcal{D}
13
      while (p < a_end) *r++ = *p++;
      while (q < b_end) *r++ = *q++;
!4
15
```


note: as always, actually switch to serial sort below a threshold (not shown in the code above)

- merge sorting n elements takes two arrays of n elements each, and touch all elements of them \Rightarrow the working set is 2n words
- thus, it fits in the cache when $2n \leq C$

 $\therefore R(n) \le 2n \quad (2n \le C)$


 when n > C/2, the whole computation is two recursive calls + merging two results

```
long nh = n / 2;
   /* sort 1st half */
\mathcal{D}
   ms(a, c, t, 1 - dest);
3
   /* sort 2nd half */
4
   ms(c, a_end, t + nh, 1 - dest);
5
6
      . . .
   /* merge them */
\gamma
   merge(s, s + nh,
8
         s + nh, s + n, d;
9
```




 when n > C/2, the whole computation is two recursive calls + merging two results

```
long nh = n / 2;
   /* sort 1st half */
\mathcal{D}
   ms(a, c, t, 1 - dest);
3
   /* sort 2nd half */
4
   ms(c, a_end, t + nh, 1 - dest);
5
6
      . . .
   /* merge them */
\gamma
   merge(s, s + nh,
8
         s + nh, s + n, d;
9
```




 when n > C/2, the whole computation is two recursive calls + merging two results

```
long nh = n / 2;
   /* sort 1st half */
\mathcal{D}
   ms(a, c, t, 1 - dest);
3
   /* sort 2nd half */
4
   ms(c, a_end, t + nh, 1 - dest);
5
6
      . . .
   /* merge them */
\gamma
   merge(s, s + nh,
8
         s + nh, s + n, d;
9
```



 when n > C/2, the whole computation is two recursive calls + merging two results

```
long nh = n / 2;
   /* sort 1st half */
\mathcal{D}
   ms(a, c, t, 1 - dest);
3
   /* sort 2nd half */
4
   ms(c, a_end, t + nh, 1 - dest);
5
6
      . . .
   /* merge them */
\gamma
   merge(s, s + nh,
8
         s + nh, s + n, d;
9
```



Combined


• so far we have:

$$R(n) \le \begin{cases} 2n & (n \le C/2) \\ 2R(n/2) + 2n & (n > C/2) \end{cases}$$

• for n > C/2, it takes at most $d \approx \log \frac{2n}{C}$ divide steps until it becomes $\leq C/2$

• thus,

$$R(n) \le 2n \cdot d = 2n \log \frac{2n}{C}$$



• so what can we do to improve this?

$$R(n) \le 2n \log \frac{2n}{C}$$

• so what can we do to improve this?

$$R(n) \le 2n \log \frac{2n}{C}$$

• there are not much we can do to improve a single merge (:: *each element of arrays is accessed only once*)

• so what can we do to improve this?

$$R(n) \le 2n \log \frac{2n}{C}$$

- there are not much we can do to improve a single merge (:: each element of arrays is accessed only once)
- so the hope is to reduce the number of steps $\left(\log \frac{2n}{C}\right) \Rightarrow$ multi-way merge

Summary

• understanding and assessing data access performance (e.g., cache misses) is important



Summary

- understanding and assessing data access performance (e.g., cache misses) is important
- I hope I have taught that it's a subject of a rigid analysis, *not a black art*



Summary

- understanding and assessing data access performance (e.g., cache misses) is important
- I hope I have taught that it's a subject of a rigid analysis, *not a black art*
- the key for the assessment/analysis is to identify a unit of computation that fits in the cache, not to microscopically follow the state of the cache



- understanding and assessing data access performance (e.g., cache misses) is important
- I hope I have taught that it's a subject of a rigid analysis, *not a black art*
- the key for the assessment/analysis is to identify a unit of computation that fits in the cache, not to microscopically follow the state of the cache
- the key to achieve good cache performance is to keep *the compute intensity of cache-fitting computation* high



- our next goal is to understand data access performance of *parallel* algorithms
- we are particularly interested in performance of dynamically scheduled task parallel algorithms
- to this end, we first describe schedulers of task parallel systems